Medieplan 2012 DK
Send til en ven 
Udskriv16/11 2009 kl. 14:47Altera lancerer RapidIO 2.1 IP løsning
Altera er nu klar med markedets første IP-kerne, der understøtter RapidIO 2.1 specifikationerne (in english).
Altera announces the immediate availability of the industry's first intellectual property (IP) core supporting the RapidIO 2.1 specification. Altera's Serial RapidIO IP core supports up to four lanes at 5.0 GBaud per lane, addressing the increased bandwidth and reliability needs of the wireless and military markets. The IP core is optimized for Stratix IV FPGAs with embedded transceivers and is supported within Quartus® II software v9.1.
The RapidIO 2.1 specification enables increased performance up to 20 GBaud in applications ranging from next-generation wireless basestations, high-performance military systems and DSP farms.
Support for the RapidIO 2.1 specification builds upon Altera's complete Serial RapidIO solution, which includes an end-point IP core that is backward compatible to the RapidIO 1.3 specification, reference designs, application notes, testbenches, and interoperability reports with leading digital signal processor and switch vendors. The Serial RapidIO IP core has been qualified against the RapidIO Trade Association's bus functional model and is supported within Altera's 40-nm Stratix IV GX and Stratix IV GT FPGAs and HardCopy IV GX ASICs.
- Serial RapidIO is a popular interface for many of our wireless and military customers who put the utmost importance on system bandwidth and reliability, says Luanne Schirrmeister, senior director of component product marketing at Altera.
- Combining the industry's first Serial RapidIO IP core supporting the 2.1 specification with Altera's industry-leading FPGA and transceiver technology solidly positions us to address our customer's most important system requirements, including performance, reliability and scalability.
The Serial RapidIO IP solution is part of Altera's MegaCore® IP library and is available now for evaluation upon download and installation of Quartus II software v9.1.
Relaterede nyheder
- • Referencedesign beskytter FPGA IP
- • Altera demonstrerer optisk FPGA-teknologi
- • Lattice understøtter MIPI BIF standard
- • Intel skal producere chips for ny PLD-pioner
- • Xilinx gør det lettere at designe med de nye FPGAer i 7-serien
- • Tre nye applikations-optimerede LatticeECP3 FPGA'er
- • Lattice køber SiliconBlue Technologies
- • Processorplatform med integreret FPGA er nu i produktion
- • Altera kan nu levere 28nm Arria V FPGA'er
- • Lattice lancerer ny FPGA-familie
- • FPGA-board til OpenRISC SoC designs
- • FPGA-modul til realtime Ethernet
- • Synopsys forbedrer FPGA-baserede prototypeværktøjer
- • FPGA'er i verdens mest kraftfulde konfigurerbare computer
- • Altera med ny Quartus II 11.1 software
Seneste nyheder
- • Kontron satser stort på den nyeste Intel Core i7 processorteknologi
- • LG demonstrerer 55 tommer OLED tv i Europa
- • Exova Metech tilbyder nu kalibrering af ESD pistoler
- • Mouser udbygger med leverandør af antenner til M2M applikationer
- • EBV-magasin om funktionel sikkerhed
- • Bluetooth audiomodul til trådløse højttalersystemer
- • Techno-Matic i nyt forretningsområde
- • Årets Elektropris er uddelt
- • Første SAR A/D-konverter med SPICE model
- • Premier Farnell får ny chef
- • Step-down konverter opererer med 96 procent effektivitet
- • Maxwell Technologies hos Digi-Key
- • Højeffektive DC/DC-konvertere i brick-format
- • Farnell udvider med GNSS/GPS receivere
- • Fuld HD LCD-modul med stor betragningsvinkel
- • Ny teknologi skræmmer fugle væk fra markerne
- • Silicon Labs køber 2,4 GHz specialisten Ember
- • Touch platform emulerer fysiske trykknapper
- • AMD udvider APU platformen med ny R-serie
- • Ericsson klar med ny generation af powermoduler
- • Første 4 Gbit LPDDR'er i 20nm teknologi
- • SemiSouth sampler første 650V SiC JFETs
- • Digi-Key i globalt samarbejde med t-Global Technology
- • austriamicrosystems bliver til 'ams'
- • Find spændende apps til OrCAD og Allegro på nettet