Medieplan 2012 DK
Send til en ven 
Udskriv16/8 2010 kl. 12:03Lattice opdaterer design-software
Lattice Semiconductor introducerer en række nye faciliteter i version 1.4 af firmaets ispLEVER tool suite (in english).
Lattice Semiconductor announces the immediate availability of Version 1.4 of its ispLEVER Classic design tool suite. The ispLEVER Classic design software has been upgraded with the addition of Synopsys Synplify Pro with the HDL Analyst feature set, and an improved ispMACH 4000ZE CPLD fitter with improved power optimization.
Synplify Pro HDL Analyst provides designers a way to rapidly visualize high-level register transfer level (RTL) Verilog or VHDL. Designers can cross-probe between the graphical diagrams and source code to ensure that the coding style they use is the most efficient for the target CPLD.
Finite State Machines (FSM), for example, are popular functions designed into CPLDs. FSMs are automatically extracted by HDL Analyst and displayed graphically as a bubble diagram with state transition arrows and a table of state encodings.
To minimize the dynamic power consumption of ispMACH 4000ZE CPLDs, the Classic 1.4 fitter now automatically enables the device’s Power Guard feature for unused I/O and clock resources to avoid unnecessary internal switching.
The ispLEVER Classic 1.4 software also includes improved features and educational material for the popular ispMACH 4000 CPLD family. The synthesis interface to the 4000 family has been upgraded with additional optimization control and a means to reference a Synplify Design Constraints (SDC) file for timing objectives.
The ispLEVER Classic software Online Help has been expanded to make designing with Lattice CPLDs even easier and more efficient. Online Help now includes links to key technical 'How To' topics for ispMACH 4000 architectural features and power estimation. A new 'generic' schematic library manual describes logic symbols that are portable across SPLD and CPLD device families. The Classic 1.4 design software is bundled with the ispVM System 17.8 programming environment.
Designers can download, for free, ispLEVER Classic for Windows, as well as the optional Synopsys Synplify Pro logic synthesis and Aldec Active-HDL simulator modules from:
www.latticesemi.com/products/designsoftware/isplever/ispleverclassic.
Relaterede nyheder
- • Referencedesign beskytter FPGA IP
- • Altera demonstrerer optisk FPGA-teknologi
- • Lattice understøtter MIPI BIF standard
- • Intel skal producere chips for ny PLD-pioner
- • Xilinx gør det lettere at designe med de nye FPGAer i 7-serien
- • Tre nye applikations-optimerede LatticeECP3 FPGA'er
- • Lattice køber SiliconBlue Technologies
- • Processorplatform med integreret FPGA er nu i produktion
- • Altera kan nu levere 28nm Arria V FPGA'er
- • Lattice lancerer ny FPGA-familie
- • FPGA-board til OpenRISC SoC designs
- • FPGA-modul til realtime Ethernet
- • Synopsys forbedrer FPGA-baserede prototypeværktøjer
- • FPGA'er i verdens mest kraftfulde konfigurerbare computer
- • Altera med ny Quartus II 11.1 software
Seneste nyheder
- • Kontron satser stort på den nyeste Intel Core i7 processorteknologi
- • LG demonstrerer 55 tommer OLED tv i Europa
- • Exova Metech tilbyder nu kalibrering af ESD pistoler
- • Mouser udbygger med leverandør af antenner til M2M applikationer
- • EBV-magasin om funktionel sikkerhed
- • Bluetooth audiomodul til trådløse højttalersystemer
- • Techno-Matic i nyt forretningsområde
- • Årets Elektropris er uddelt
- • Første SAR A/D-konverter med SPICE model
- • Premier Farnell får ny chef
- • Step-down konverter opererer med 96 procent effektivitet
- • Maxwell Technologies hos Digi-Key
- • Højeffektive DC/DC-konvertere i brick-format
- • Farnell udvider med GNSS/GPS receivere
- • Fuld HD LCD-modul med stor betragningsvinkel
- • Ny teknologi skræmmer fugle væk fra markerne
- • Silicon Labs køber 2,4 GHz specialisten Ember
- • Touch platform emulerer fysiske trykknapper
- • AMD udvider APU platformen med ny R-serie
- • Ericsson klar med ny generation af powermoduler
- • Første 4 Gbit LPDDR'er i 20nm teknologi
- • SemiSouth sampler første 650V SiC JFETs
- • Digi-Key i globalt samarbejde med t-Global Technology
- • austriamicrosystems bliver til 'ams'
- • Find spændende apps til OrCAD og Allegro på nettet