FPGA, CPLD, ASIC og EDA

 

Synopsys hjælper IBM med fremtidens AI hardwareplatforme

Synopsys er EDA- og IP-partner til IBM's AI Hardware Center, der arbejder på at tilbyde platforme, som kan forbedre AI computing-ydelsen med en faktor 1000 i dette årti (in english).

Synopsys has  announced the latest stages in its ongoing collaboration with IBM Research's AI Hardware Center to advance the development of chip architectures and design methodologies critical to the next generation of AI chips.

Synopsys is working closely with IBM to implement the latest AI Hardware Center technologies in full chip solutions, which could be commercialized in the near future. Their unique collaboration was established last year, leveraging the rich expertise of IBM's renowned research organization, and combining the efforts of multiple commercial partners, as well as academic and government entities that support the initiative.


The overarching goal of the work with IBM is to achieve a continued trend of annual doubling of the AI compute performance for a decade or more. To do this, the companies are working together to redesign hardware with AI specifically in mind, with a vision of expanding the use of AI to solve more problems in business and the world in general. This work includes developing new computing accelerators, technologies, and architectures designed and optimized specifically for AI computation.

- Together, AI and hybrid cloud will play a critical role in the next generation of enterprise computing and scaling AI, with new hardware solutions as part of a wider effort at IBM Research to envision and realize What's Next in AI, says Mukesh Khare, Vice President, Hybrid Cloud, IBM Research.

- To achieve this, we need to build a new class of AI hardware accelerators that increase compute power without the demand for more energy. Additionally, developing new AI chip architectures will enable companies to dynamically run large AI workloads in the hybrid cloud. Synopsys' unmatched breadth of experience and technical offering is an extremely valuable asset in this effort. 

The AI Hardware Center has achieved several tapeouts and test chips of designs targeting advanced process manufacturing nodes, supporting its aggressive roadmap. Part of the roadmap to reach 1,000x performance improvement by 2029 was the delivery of AI processor cores that improve performance by 2.5x each year; IBM Research realized a gain of twice that in its first year.

Synopsys' participation, which includes both technology and engineering personnel collaborating with the IBM researchers, focuses on addressing several of the key challenges in complex AI chip design, verification and manufacturing. Specifically, Synopsys brings expertise in three main areas:

- Multi-die integration in a package, silicon design and verification, with Synopsys 3DIC Compiler, Fusion Design Platform and Verification Continuum Platform, which include the use of state-of-the-art functional verification, prototyping and emulation systems that address the size and scale of the designs being developed, and support for hardware and software co-design and co-analysis methodologies.

- Silicon engineering, provides software to address critical manufacturing and yield challenges introduced by leading-edge process technologies such as the use of novel materials, gate-all-around 3D stacked architectures, and source and mask creation for EUV technology. Our Design Technology Co-Optimization (DTCO) solution combines our capabilities to provide more options and help achieve global optimality.

- Silicon IP, which addresses the processing, memory performance and real-time connectivity requirements of AI chips, providing a broad portfolio of silicon-proven DesignWare® IP such as LPDDR5 and PCI Express 5.0 for a wide array of applications.

- This a unique opportunity for Synopsys to be part of a collaborative effort that connects the entire semiconductor value chain, explains Arun Venkatachar, Vice President, Artificial Intelligence and Central Engineering at Synopsys.

- To realize IBM Research's vision, the AI hardware being designed requires a fundamentally new approach, which needs innovative strategies – from tools, to IP, to workflows and manufacturing. Our involvement with the AI Hardware Center provides a platform for us to help drive the future of AI chip design with a synergistic partner.
29/10 2020
Produktlinks
Find din leverandør:

FPGA udvikling

PCB layout

Verification

Tilføj dit firma
  • Siemens EDA

    Siemens EDA

    WP: Raising the pillars of digital transformation
  • Microchip

    Microchip

    AWS-connected embedded systems
  • Siemens EDA

    Siemens EDA

    WP: How Siemens EDA helps you engineer a smarter future
  • Power Technic ApS

    Power Technic ApS

    Medico Strømforsyninger / Åbne typer samt til printmontage
  • Sensor ECS

    Sensor ECS

    IT hardware til brug i industriens krævende miljøer

Webinarer, events og messer

Mest læste


Læs magasinet

Læs magasinet

Nyeste Nyheder