Verifikations IP modeller til de seneste memorystandarder

Synopsys er klar med nye verifikations IP modeller til de nyeste memorystandarder som LPDDR4, Wide I/O 2, eMMC 5.0, HMC og DDR4 LRDIMM (in english)

Cadence Design Systems has announced the immediate availability of new verification IP (VIP) models for the latest memory standards - LPDDR4, Wide I/O 2, eMMC 5.0, HMC and DDR4 LRDIMM.

Advanced features of these new models include trace debug, address scrambling and backdoor memory access.   Additionally, the models support all leading third party simulators, verification languages and methodologies, enabling SoC designers to verify the correctness of interfaces to these new, specialized memories.

- Memory is playing an important role in the increased functionality and performance of mobile devices such as smartphones and tablets, says Mian Quddus, chairman of the JEDEC Board of Directors.
- LPDDR4 and Wide I/O 2 are key new standards for memory interfaces, and the availability of memory models will allow designers to take advantage of these standards quickly.

- There’s a new dynamic today in which designers are faced with more standards being introduced but with shorter lifecycles.  At the same time, they need to address power, performance, cost, thermal and packaging constraints, explains Martin Lund, senior vice president of Cadence’s IP Group. 
- To address this, we are providing access to models supporting as many standards options as possible, so designers can get to market success as fast as possible.