Synopsys lancerer datakonverter-portefølje i 28nm procesteknologi

Nye generation af 28nm baserede datakonverter IP-funktioner fra Synopsys baner vej for at reducere chip-effektforbruget med op til 76 procent og chip-arealforbruget med 86 procent (in english).

Implementing Synopsys’ new data converter architecture in the 28nm process node resulted in up to 76 percent reduction in power consumption and up to 86 percent reduction in area use, which reduces system costs for wireless networking and mobile communications system on chips (SoCs).

Increasing Synopsys’ 12-bit ADCs’ performance to 320 megasamples per second (MSPS) enables greater flexibility for system definition in communications applications such as those enabled by LTE and WiFi 802.11ac protocols.

- As system architects move their designs to advanced process nodes, they are increasingly integrating analogue interfaces directly into the main SoC instead of treating these functions as peripherals, says Richard Wawrzyniak, Senior Market Analyst, ASIC and SoC at Semico Research Corporation.

- As a result, system architects need analogue IP that is available in their required process nodes and meets their systems’ area, performance and power supply voltage requirements. Analogue IP providers like Synopsys are responding to this need by evolving their analogue interfaces, and in particular their implementations of data converters, to take advantage of the high processing speeds and small area offered by advanced process nodes.

As designs continue to migrate to smaller process nodes such as 28nm, designers need analogue and mixed-signal IP area to scale along with the rest of the digital portion of the SoC. At the same time, overall system specifications are not relaxed to reflect the SoC’s lower supply voltage, lower power and pin-count restrictions.

To address these challenges, Synopsys has introduced the successive approximation register (SAR)-based architecture for its 12-bit high-speed ADCs, which offers parallel assembly options for improved area, lower power and architectural scalability. The ADCs currently offer conversion rates of up to 320 MSPS with architectural support for rates beyond 1 gigasample per second (GSPS).

In addition, the 12-bit high speed DACs increase conversion rates to 600 MSPS, a 50 percent increase in speed over the previous generation. Increased conversion rates allow for higher oversampling of the signal, which reduces filtering requirements at the output of the DACs and simplifies the circuit design.

- As the mobile industry moves to smaller SoC process nodes to meet consumer demand for higher performance, lower power consumption and smaller form factors, system architects are faced with a unique set of challenges that come with integrating 28 nanometer analogue IP, says John Koeter, vice president of marketing for IP and systems at Synopsys.

- Synopsys has invested significantly in designing and verifying our portfolio of 28 nanometer DesignWare IP to ensure interoperability and design robustness, and we have applied this extensive experience to our high quality 28 nanometer data converter IP. With this portfolio of 28 nanometer analogue IP solutions, Synopsys is enabling SoC designers to take advantage of the benefits of process scaling and reduce their communication designs’ area and power consumption.